Verilog Programming Training for FPGA

by Tertiary Courses Malaysia Claim Listing

Participants will gain a profound understanding of verilog syntax and the pivotal coding styles that resonate with efficient logic design. The training emphasizes writing verilog rtl hardware designs with a keen focus on best coding practices, ensuring robust and optimized outcomes.

RM2000

Contact the Institutes

Fill this form

Advertisement

Tertiary Courses Malaysia Logo

img Duration

2 Days

Course Details

Participants will gain a profound understanding of verilog syntax and the pivotal coding styles that resonate with efficient logic design. The training emphasizes writing verilog rtl hardware designs with a keen focus on best coding practices, ensuring robust and optimized outcomes.

Navigating deeper, learners will be enlightened on the synthesizable subset of VERILOG, coupled with the know-how of addressing problematic coding issues in hardware. The course curriculum further integrates essential skills like printing messages in testbenches and scripting transaction-based testbenches using subprograms. With hands-on guidance on leveraging VERILOG simulation and synthesis tools, participants will be fully equipped to pioneer innovative FPGA solutions and drive excellence in their respective domains.

Certificate

  • All participants will receive a Certificate of Completion from Tertiary Courses after achieved at least 75 percent attendance.  A meticulously crafted Verilog Programming Training for FPGA enthusiasts and professionals, positioning them at the forefront of modern logic design.

Day 1
FPGA Design FLOW

  • Motivation

Topic 1 : Architecture of FPGA

  • Introduction to Programmable logic device (PLD)
  • Architecture
  • Structure of PLD

Topic 2 : Introduction to Verilog

  • Levels of Abstraction
  • Syntax & Semantics
  • Reserved Keywords

Topic 3: Verilog Ports

  • Ports declaration
  • Data types
  • Physical
  • Abstract
  • Constant

Topic 4: Operators

  • Arithmetic Operator
  • Bit Wise
  • Logical
  • Reduction
  • Shift
  • Relational/Equality/Concatenation/Replication/Conditional

Topic 5: Modeling

  • Data Flow
  • Behavioral
  • Structural

Topic 6: Timing Control

  • Inertia Delay
  • Transport Delay
  • Event Control
  • Back-Annotation

Topic 7 : Conditional statement

  • if
  • Nested if
  • Case, casex, casez

Topic 8: User Define Primitives.

  • Process statement / Sensitivity List

Topic 9: Lab Exercise

  • Combinational Logic

Day 2
Topic 10: State Machine

  • Mealy 
  • Moore

Topic 11: Simulation

  • Steps of simulation / Simulation Deltas
  • Test bench

Topic 13: Lab Activities

  • Design Entry
  • Writing Verilog code 
  • Test bench 
  • Simulating Verilog code with Vivado (Xilinx)
  • Synthesize the code

Job Roles

  • Digital IC designers
  • VHDL/VERILOG programmers
  • FPGA architects
  • Embedded design Engineers
  • Kuala Lumpur Branch

    G-3A-02, Corporate Office Suite, KL Gateway, No 2, Jalan kerinchi, Gerbang kernichi Lestari, Kuala Lumpur
  • Teacher's Name
  • Dr. Florence
  • Teacher's Experience
  • Dr. Florence Choong received the BEng. (First class) from Multimedia University, Malaysia in 2002. She then completed her Masters of Engineering Science (MEngSc) degree in Multimedia University, Cyberjaya in 2005 and PhD in Engineering in 2012. Recently, she has completed her Masters in Business Administration (MBA) from the University of Derby, UK. Upon graduation, she started her career in the telecommunications and networking industry where she served TM for three years in various departments such as networking, IT, quality assurance and customer service. Being passionate in research and training and educating the youth, she then moved to the academic and research line where she joined Multimedia University (MMU) as a lecturer in 2005. She then moved on to University Tunku Abdul Rahman (UTAR) in 2008 as a senior lecturer. She was the Head of the Electrical and Electronics Engineering department in Taylor’s University leading the programme to its first accreditation. At present, she is senior lecturer and is also very active in research. She has a total of more than 10 years of teaching experience. She is also a Chartered Engineer and is registered with the Board of Engineers Malaysia (BEM) and IEM. She is also the advisor to the Taylors IET On Campus. She is author and co-author of numerous international journal and conference papers published by renowned journals in power quality, VLSI system design and artificial intelligence. Her current research interests are in the area of artificial intelligence, digital and VLSI design. She has also extended her skills and knowledge in this area through various consultancy works.
  • Gender
  • Female
  • Teacher's Nationality
  • N/A

Check out more Verilog Programming courses in Malaysia

Symmid Corporation Sdn. Bhd Logo

Designing with Verilog

Designing with verilog is offered by symmid corporation sdn. Bhd. Symmid is an approved hrdf training provider with certified trainers on all domains of asic/fpga design (digital, analog, pnr & layout), ict, iso and soft skills.

by Symmid Corporation Sdn. Bhd [Claim Listing ]
Code Bee Do Academy Sdn Bhd Logo

Python Programming

Python is an interpreted, high-level, general-purpose programming language, which means it can be used to build just about anything, which will be made easy with the right tools/libraries. It is a programming language that is easy to pick up.

by Code Bee Do Academy Sdn Bhd [Claim Listing ]
MindMapper Solution Sdn Bhd Logo

C++ Programming (Basic & Intermediate)

C++ Programming course is offered by MindMapper Solution Sdn Bhd. Our team has more than 15 years of experience in management and training. We have extensive skills in all aspects of implementation and operation to meet your requirements.

by MindMapper Solution Sdn Bhd [Claim Listing ]
PSDC (Penang Skills Development Centre) Logo

Integrating Python And Shell For Automation Scripts

Python is a general-purpose high-level programming language that is widely used in software development and scientific communities. It is preferred by professionals in various industries ranging from software developers, system administrators, engineers, to data scientists.

by PSDC (Penang Skills Development Centre) [Claim Listing ]
Mindasys Logo

Python Basics

This course introduces the basics of Python 3, including conditional execution and iteration as control structures, and strings and lists as data structures. You’ll program an on-screen Turtle to draw pretty pictures.

by Mindasys [Claim Listing ]

© 2024 coursetakers.com All Rights Reserved. Terms and Conditions of use | Privacy Policy